A Feed-Forward Dynamic VDD-VBB-Frequency Management for Low Power Motion Video Compression on 90NM Risc Processor
نویسندگان
چکیده
This paper proposes a feed-forward dynamic voltage frequency management (FFDM) method for minimum-power motion video compression. Employing both minimum-power voltage-frequency conditions and the nature of workload fluctuations for MPEG4 encoding, the FFDM method effectively reduces the total power dissipation of software MPEG4 encoding. The FFDM method uses cooperative control of supply voltage, operating frequency and body bias voltage according to the workload predicted by forward analysis, which is also described. Simulation results indicate that the FFDM method can reduce power dissipation by 65% to 80%, depending on sequence activities.
منابع مشابه
Power-Minimum Frequency/Voltage Cooperative Management Method for VLSI Processor in Leakage-Dominant Technology Era
To achieve both of a high peak performance and low average power characteristics, frequency-voltage cooperative control processor has been proposed. The processor schedules its operating frequency according to the required computation power. Its operating voltage or body bias voltage is adequately modulated simultaneously to effectively cut down either switching current or leakage current, and ...
متن کاملDeep Sub-Micron SRAM Design for Ultra-Low Leakage Standby Operation
Deep Sub-Micron SRAM Design for Ultra-Low Leakage Standby Operation by Huifang Qin Doctor of Philosophy in Engineering Electrical Engineering and Computer Sciences University of California, Berkeley Professor Jan M. Rabaey, Chair Suppressing the standby current in memories is critical in low-power design. By lowering the supply voltage (VDD) to its standby limit, the data retention voltage (DRV...
متن کاملLow Voltage SRAMs with Adequate Stability in Nanoscaled CMOS
Increased leakage current and device variability are the major challenges with CMOS technology scaling. Since Static Random Accessed Memory (SRAM) is often the largest component in the embedded digital systems or System-on-Chip (SoC), it is more vulnerable to those challenges. To effectively reduce SRAM leakage and/or active power, supply voltage (VDD) is often scaled down during standby and/or...
متن کاملCLOCK DISTRIBUTION AND POWER MANAGEMENT / 16.5 16.5 Ultra-Dynamic Voltage Scaling Using Sub-threshold Operation and Local Voltage Dithering in 90nm CMOS
Dynamic voltage scaling (DVS) has become a standard approach for reducing power when performance requirements vary. Voltage dithering was proposed to provide near-optimum DVS power savings with much less overhead [1]. Voltage dithering refers to operating for different fractions of time at two discrete voltage and frequency pairs to achieve an intermediate average frequency. Previous implementa...
متن کاملCanary Replica Feedback for Near-DRV Standby VDD Scaling in a 90nm SRAM
Canary bitcells act as online monitors in a feedback architecture to sense the proximity to the Data Retention Voltage (DRV) for core SRAM bitcells during standby voltage scaling. This approach implements aggressive standby VDD scaling by tracking PVT variations and gives the flexibility to tradeoff between the safety of data and decreased leakage power. A 90nm 128Kb SRAM test chip confirms tha...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Intelligent Automation & Soft Computing
دوره 12 شماره
صفحات -
تاریخ انتشار 2006